SEI-1618PG Fractional Phase Lock Loop Specification

The SEI-1618PG is a Phase Lock Loop (PLL) chip designed to provide frequency control in a PLL at <u>fractional</u> multiples of the reference frequency. Its fractional design provides improved phase noise in phase lock systems within the loop bandwidth and gives a greater flexibility than any other fractional chip on the market. The device fractionality can be programmed to be any value from ¹/₁ to ¹/₆₄. To form a complete PLL only a VCO, an external loop filter and dual modulus prescaler are required. The use of an external prescaler allows the designer the flexibility of choosing one with the most appropriate divide ratios.

The device runs on a 2.5 to 5.5 V power supply, accepting standard 2.5 to 5.5 V CMOS logic level as input and delivering 2.5 to 5.5 V CMOS levels at its outputs. The divided VCO input may vary in frequency from DC to 100 MHz, giving a maximum frequency into an external $\div 16/17$ dual modulus of 1600 MHz, for example.

The device features selectable polarities on the phase detector and the modulus control line to provide easy configuration into a given system. The on chip phase detector supplies both a differential voltage and a tri-state current source output. An on chip-inverting amplifier is provided for use with an external crystal to generate a frequency reference.

- 20 pin plastic SOL package
- Supply voltage 2.5 V to 5.5 V
- 10 mA typical I_{dd} current (input frequency 50 MHz; $V_{dd} = 3.0 \text{ V}$)
- Divided VCO frequency up to 100 MHz
- Divided VCO (dual modulus output) amplitudes down to 0.5 V peak to peak accepted (AC coupled and biased)
- Reference input frequency up to 20 MHz (over range to 100 MHz)
- On chip reference oscillator
- Fractionalities programmable ¹/₁ to ¹/₆₄, providing up to 36 dB in theoretical phase noise improvement for a given frequency resolution
- Counters provide internal divide ratio of up to 255 (overall divide ratio of 255 x P where P is the lower division value of the dual modulus used)
- Dual modulus divide ratios up to a ÷64/65 supported
- F_V (VCO signal divided to reference frequency) and F_R (phase reference at phase comparison frequency) outputs provided for easy debug
- Control of the phase detector and modulus control polarities
- Lock detect output (low = locked, high = not locked)
- Differential voltage and tri-state current source phase detector outputs provided
- Serial data output to enable daisy chaining of serial controlled devices




Figure 1. (a) device pin out, (b) package dimensions (in inches)

PIN ASSIGNMENTS

Pin #	Pin name	I/O	Pin Description
1	OSC_OUT	О	Crystal
2	F_R	О	F _R , phase reference output
3	φR	0	Phase detector output,
4	Z	0	Phase detector tri-state output, Z
5	φV	0	Phase detector output, V
6	GND	PWR	Ground
7	F_{V}	. 0	F _v , divided VCO phase output
8	BIAS 1	-	(Must be pulled up to V_{dd} with $10 \text{ k}\Omega$)
9	GND	pwr	Ground
10	MC	О	Dual modulus control signal to external dual modulus
11	F_IN	I	VCO divided signal, device clock, from ext. dual modulus
12	BIAS 2	-	(Must be pulled up to V_{dd} with 10 k Ω)
13	PDWN	I	Crystal oscillator power down (active high)
14	DOUT	0	Serial data output for daisy chain
15	V_{dd}	pwr	Power supply
16	LE	I	serial latch enable
17	CLK	I	Serial data clock
18	DATA	I	Serial data input
19	LOCK	О	Lock detect output
20	OSC_IN	I	Crystal oscillator inverting amplifier input

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{dd}	Power supply voltage	0 to +5.5	VDC
T _s	Storage temperature	-65 to +125	°C
T _o	Operating temperature	-40 to +85	°C

SOIC Notes:

- 1. Devices must be baked @ +125°C for 12 hours to remove any accumulated moisture prior to soldering if the units have been exposed to a relative humidity >20% for more than 24 hours.
- 2. Maximum reflow solder temperature is +260°C for 10 seconds and no greater than 5°C/second thermal shock should be applied.
- 3. Handle only at certified static-safe workstation.

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Units	Condition
Fin	F_IN			100	MHz	V _{dd} =3.0 to 5.0 V
Fosc	OSC_IN		10	20	MHz	$V_{dd} = 3.0 \text{ to } 5.0 \text{V}$
I _{dd}	Supply current		10	15	mA	$V_{dd} = 3.0 \text{ V}, f_{in} = 50 \text{ MHz}$
			20	30	mA	$V_{dd} = 5.0 \text{ V}, f_{in} = 50 \text{ MHz}$
V _{in}	in Sen. F_IN	0.5			V p-p	note 1
V _{osc}	in Sen. OSC_IN	0.5			V p-p	note 1
£(f)	Phase detector			-155	dBc/Hz	1 MHz at the input of the
	floor noise					phase detector

- Note 1. AC coupled and biased to $+2V \pm 0.15V$
 - 2. Supply voltage must be equal to or greater than the TTL "HIGH"

TIMING REQUIREMENTS

Symbol	Parameter	VDD	Spec.	Unit
F _{clk}	Serial Data CLK Frequency, Assuming	3 V	dc to 5	MHz
V.I.	25% Duty Cycle	5 V	dc to 5	
t _{s1}	Minimum Setup Time, Data to CLK	3 V	10	nS
**		5 V	8	nS
t _h	Minimum Hold Time, CLK to Data	3 V	12	nS
"		5 V	10	nS
t _{s2}	Minimum Setup Time, CLK to LE	3 V	10	nS
1	_	5 V	8	nS
t _{rec}	Minimum Recovery Time, LE to CLK	3 V	5	nS
""	•	5 V	5	nS
t _{w(H)}	Minimum Pulse Width, CLK and LE	3 V	50	nS
()		5 V	50	nS
$t_{\rm r}, t_{\rm f}$	Maximum Input Rise and Fall Time	3 V	5	uS
	Any Input	5 V	5	uS




Figure 2. Switching waveforms

Page 4 of 10




Figure 3. Internal block diagram

DEVICE CONTROL

The variables used to define the vectors sent into the device in order to obtain a given frequency are defined below:

MP	(1 bit)	Modulus control polarity: value of modulus control line for M out of N counts
PP	(1 bit)	Phase detector polarity: determines sign (±) of K _F (0=pos, 1=neg.)
R	(5 bits)	Frequency reference divider control vector (reference division = R+ 1)
F	(6 bits)	Fractionality denominator control vector (fractionality = F + 1)
K	(6 bits)	Fractionality numerator control vector (numerator = K)
N	(8 bits)	VCO dividing counter control vector (division = N)
M	(5 bits)	Dual modulus modulating counter control vector: increments P for M out of N counts
P	#	Dual modulus lower division value (i.e. 16 for a ÷16/17 dual modulus)
F _{ref}	#	Reference frequency supplied to the device

The phase comparison frequency seen by the phase detector is then:

$$FR = F_{ref} \div (R+1)$$
 eq. 1

The fractionality is:

$$f_{frac} = F + 1$$
 eq. 2

The frequency step size at the output is:

$$F_{\text{step}} = FR \div f_{\text{frac}}$$
 eq. 3

The output frequency when the PLL is in lock is:

$$F_{\text{out}} = [N \times P + M + (K \div f_{\text{frac}})] \times FR$$
 eq. 4

$$N = INT [F_{out} \div P \div FR]$$
 eq. 5

$$M = INT (F_{out} \div FR) - P \times N$$
 eq. 6

$$K = INT [(F_{out} \div FR - P \times N - M) \times f_{frac}]$$
 eq. 7

For most dual modulus prescalers the lower divide ratio is selected when the modulus control line is high. To interface with these set MP = 0. MP = 1 if the lower division is engaged when the modulus control is low.

The phase polarity setting depends on the polarity of subsequent portions of the system (the sign of K_{VCO} , and which op-amp inputs the differential outputs are connected to). For a detailed diagram of the phase detector response, see Phase Detector Characteristics below. When PP=0 the phase detector voltage/current outputs are:

$$Z = |K_{\phi Z}| \cdot (\phi R - \phi V) \qquad (PP = 0)$$

$$V_{\phi R} = -\phi V = |K_{\phi \Delta}| \cdot (\phi R - \phi V)$$
 (PP = 0)

$$I_Z = -|K_{\phi Z}| \cdot (\phi R - \phi V)$$
 (PP = 1)

$$V_{\phi R} = -V_{\phi V} = -|K_{\phi \Delta}| \cdot (\phi R - \phi V)$$
 (PP = 1)

The serial interface contains a de-multiplexer allowing one serial stream to contain the programming information for either of two sets of latches. The first set of latches contains the variables that are in general constant for any synthesizer design: the reference division control (R), the fractionality control (F), the modulus control polarity (MP) and the phase detector polarity (PP). The second set of latches contains the variables that will be changed whenever the desired output frequency is changed: the internal division (N), the dual modulus modulating counter (N) and the fractional numerator (K). This scheme allows a decrease in the amount of time needed to load a new frequency, as the redundant constant information need not be continually sent.

The MSB of all vectors is loaded first. The last bit in the stream is the demux control bit 'CB', and the constant vectors F, R, PP, MP, CB = 0 loads the variable vectors N, M, K.

↓ First bit													CB	J					
MI	2	PP	R	4	R3	R	2	R1	R0	F	5	F4	F3	F	2	F1	F0		1
↓ First bit CB ↓												₩							
K5	K4	K3	K2	K1	K0	M4	M3	M2	M1	M0	N7	N6	N5	N4	N3	N2	N1	N0	0

The shift register data is loaded on the rising edge of the serial clock. The internal data latches are loaded on the LE low to high transition.

EXAMPLE

Configuration example:

 $F_{ref} = 10 \text{ MHz}$

Reference frequency at OSC IN

FR = 1.25 MHz

Reference frequency at the input of the phase detector

Step size = 50 kHz

Required resolution

 $K_{VCO} = positive$

P = 16

÷16/17 dual modulus prescaler is used

Therefore

reference division = 8

 $f_{frac} = 25$

R = 7


F = 24

PP = 0 (Z output or FR tied to the op-amp input)

MP = 0

(for most dual modulus prescaler)

Configuration stream needs to be sent only once after power up. Note that each bit is duplicated in the examples below due to the manner in which the supplied software operates.



Frequency control stream (example): Assume that:

 $F_{out} = 843.8 \text{ MHz}$

therefore:

N = INT $(843.8 \text{ MHz} \div 16 \div 1.25 \text{ MHz}) = 42$

 $M = INT (843.8 MHz \div 1.25 MHz - 42 \cdot 16) = 3$

 $K = INT [(843.8 MHz \div 1.25 MHz - 42 \cdot 16 - 3) \cdot 25] = 1$

PHASE DETECTOR CHARACTERISTICS

The phase detector is a digital phase/frequency detector with standard output waveforms as shown below. The nominal gain of the phase detector depends on the power supply for the differential voltage outputs.




Figure 4. Phase detector waveforms

Actual SEI-1618PG Noise Floor

(by reference frequency)

