

## Serial-Input PLL Frequency Synthesizer


### Interfaces with Dual-Modulus Prescalers

The MC145156-2 is programmed by a clocked, serial input, 19-bit data stream. The device features consist of a reference oscillator, selectable-reference divider, digital-phase detector, 10-bit programmable divide-by-N counter, 7-bit programmable divide-by-A counter, and the necessary shift register and latch circuitry for accepting serial input data.


The MC145156-2 is an improved-performance drop-in replacement for the MC145156-1. Power consumption has decreased and ESD and latch-up performance have improved.

- Low Power Consumption Through Use of CMOS Technology
- 3.0 to 9.0 V Supply Range
- On- or Off-Chip Reference Oscillator Operation with Buffered Output
- Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs
- Lock Detect Signal
- Two Open-Drain Switch Outputs
- Dual Modulus/Serial Programming
- 8 User-Selectable  $\div R$  Values: 8, 64, 128, 256, 640, 1000, 1024, 2048
- $\div N$  Range = 3 to 1023,  $\div A$  Range = 0 to 127
- "Linearized" Digital Phase Detector Enhances Transfer Function Linearity
- Two Error Signal Options: Single Ended (Three-State) or Double Ended
- Chip Complexity: 6504 FETs or 1626 Equivalent Gates

## MC145156-2



P SUFFIX  
PLASTIC  
CASE 738



DW SUFFIX  
SOG  
CASE 751D




FN SUFFIX  
PLCC  
CASE 775



### ORDERING INFORMATION

MC145156P2	Plastic DIP
MC145156DW2	SOG Package
MC145156FN2	PLCC Package

### BLOCK DIAGRAM



PIN ASSIGNMENTS



PIN DESCRIPTIONS

INPUTS

fin—Frequency Input

Input to the positive edge triggered ÷ N and ÷ A counters. fin is typically derived from a dual-modulus prescaler and is ac coupled into the device. For larger amplitude signals (standard CMOS logic levels) dc coupling may be used.


RA0, RA1, RA2—Reference Address Inputs

These three inputs establish a code defining one of eight possible divide values for the total reference divider, as defined by the table below:

Reference Address Code			Total Divide Value
RA2	RA1	RA0	
0	0	0	8
0	0	1	64
0	1	0	128
0	1	1	256
1	0	0	640
1	0	1	1000
1	1	0	1024
1	1	1	2048

CLOCK, DATA—Shift Clock, Serial Data Inputs

Shift register clock and data input. Each low-to-high transition clocks one bit into the on-chip 19-bit shift register. The Data input provides programming information for the 10-bit ÷ N counter, the 7-bit ÷ A counter, and the two switch signals SW1 and SW2. The entry format is as follows:



ENABLE—Latch Enable Input

When high ('1') transfers contents of the shift register into the latches, and to the programmable counter inputs, and the switch outputs SW1 and SW2. When low ('0') inhibits the above action and thus allows changes to be made in the shift register data without affecting the counter programming and switch outputs. An on-chip pullup establishes a continuously high level for Enable when no external signal is applied. Enable is normally low and is pulsed high to transfer data to the latches.

OSCin, OSCout—Reference Oscillator Input/Output

These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSCin to ground and OSCout to ground. OSCin may also serve as input for an externally-generated reference signal. This signal is typically ac coupled to OSCin, but for larger amplitude signals (standard CMOS logic levels) dc coupling may also be used. In the external reference mode, no connection is required to OSCout.

TEST—Factory Test Input

Used in manufacturing. Must be left open or tied to VSS.

OUTPUTS

PDout—Phase Detector A Output

Three state output of phase detector for use as loop error signal. Double-ended outputs are also available for this purpose (see phi\_V and phi\_R).

Frequency fV > fR or fV Leading: Negative Pulses

Frequency fV < fR or fV Lagging: Positive Pulses

Frequency fV = fR and Phase Coincidence: High-Impedance State

phi\_V, phi\_R—Phase Detector B Outputs

These phase detector outputs can be combined externally for a loop-error signal. A single-ended output is also available for this purpose (see PDout).

If frequency fV is greater than fR or if the phase of fV is

If the frequency of  $f_V = f_R$  and both are in phase, then both  $\phi_V$  and  $\phi_R$  remain high except for a small minimum time period when both pulse low in phase.

Signal generated by the on-chip control logic circuitry for controlling an external dual-modulus prescaler. The modulus control level will be low at the beginning of a count cycle and will remain low until the  $\div A$  counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the  $\div N$  counter has counted the rest of the way down from its programmed value ( $N - A$  additional counts since both  $\div N$  and  $\div A$  are counting down during the first portion of the cycle). Modulus control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value ( $N_T$ ) =  $N \cdot P + A$  where  $P$  and  $P+1$  represent the dual-modulus prescaler divide values respectively for high and low modulus control levels,  $N$  the number programmed into the  $\div N$  counter, and  $A$  the number programmed into the  $\div A$  counter.


The most negative supply potential. This pin is usually ground.

The diagram illustrates the internal architecture and external connections of the MC145156-2 digital frequency synthesizer. Key components include:

- MC145156-2:** The central IC, which is a digital frequency synthesizer. It features an oscillator input (OSC\_in) and output (OSC\_out) connected to a 3.2 MHz crystal. It has power supply pins (VDD, VSS) and a reference output (REF\_out). Control pins include CLOCK, DATA, ENABLE, f<sub>in</sub>, and MOD CONTROL. Address/data lines RA<sub>2</sub>, RA<sub>1</sub>, and RA<sub>0</sub> are shown. Status pins LD, SW1, and SW2 are also present. Optional inputs for loop error signals (φ<sub>R</sub>, φ<sub>V</sub>) are provided.
- CMOS MPU/MCU:** A microcontroller that interfaces with the MC145156-2 via the CLOCK, DATA, and ENABLE lines. It is connected to a KEY-BOARD and a DISPLAY DRIVER (e.g., MC14489).
- VCO (Voltage-Controlled Oscillator):** Receives the output of the MC145156-2 and provides feedback to the f<sub>in</sub> pin.
- MC12019:** A dual modulus prescaler that divides the VCO output by 20/21 and provides feedback to the f<sub>in</sub> pin of the MC145156-2.
- Power and Signals:** The circuit is powered by a +12V supply. A LOCK DETECT SIGNAL line is connected to the SW1 pin. The output of the VCO is connected to the FM B+ and AM B+ lines.

for AM: channel spacing = 5 kHz,  $\div R = \div 640$  (code 100)  
for FM: channel spacing = 25 kHz,  $\div R = \div 128$  (code 010)

## MOTOROLA CMOS APPLICATION-SPECIFIC DIGITAL-ANALOG INTEGRATED CIRCUITS



## NOTES:

1. For NAV:  $f_R = 50$  kHz,  $\div R = 64$  using 10.7 MHz lowside injection,  $N_{total} = 1946-2145$ .  
For COM-T:  $f_R = 25$  kHz,  $\div R = 128$ ,  $N_{total} = 4720-5439$ .  
For COM-R:  $f_R = 25$  kHz,  $\div R = 128$  using 21.4 MHz highside injection,  $N_{total} = 5576-6295$ .
2. A  $\div 32/33$  dual modulus approach is provided by substituting an MC12015 for the MC12016. The devices are pin equivalent.
3. A 6.4 MHz oscillator crystal can be used by selecting  $\div R = 128$  (code 010) for NAV and  $\div R = 256$  (code 011) for COM.
4. MC12013 + MC10131 combination may also be used to form the  $\div 40/41$  prescaler.

## Avionics Navigation or Communication Synthesizer