

MB87076 CMOS PLL FREQUENCY SYNTHESIZER

CMOS SERIAL INPUT PHASE-LOCKED-LOOP (PLL) FREQUENCY SYNTHESIZER WITH POWER DOWN MODE

The Fujitsu MB87076, fabricated in CMOS technology, is a serial input PLL frequency synthesizer that features a power down mode.

The MB87076 contains an inverter for Oscillator, 14-bit Shift Register, 18-bit Shift Register, 1-bit Control Register, 14-bit Latch, 18-bit Latch, Programmable Divider (Binary 11-bit Programmable Counter and Binary 7-bit Swallow Counter), Programmable Reference Divider (Binary 14-bit Programmable Reference Counter), Phase Detector, Charge Pump, Control Generator for Two Modulus Prescaler, and Power Down Circuit.

The MB87076 selects either operation mode or power down mode, depending on PS input signal level. When device begins operation, phase f_t and f_V are synchronized.

- Single Power Supply Voltage: V_{DD} = 2.7 to 5.5V
- Wide Temperature Range: T_A = -40 to 85°C
- Low Power Supply Current: 3mA typ, (100μA in power down mode)
- On-chip Inverter for Oscillator
- Programmable Reference Divider with Input Amplifier Programmable Divider with Input Amplifier
- 2 Types of Phase Detector Output
 On-chip Charge Pump Output
 Output for External Charge Pump
- · On-chip Power Down Circuit
- 16-pin Standard Dual-in-line Package (Suffix: -P) 16-pin Standard Flat Package (Suffix: -PF)
- Pulse Swallow Function

 $f_{VCO} = [(N \times M) + A] \times f_{OSC} + R$

f_{vco} : VCO (Voltage Controlled Oscillator) Output Frequency
N : Preset Divide Factor of Binary 11-bit Programmable Counter

(16 to 2047

M : Preset Modulus Factor of External Two Modulus Prescaler

(64 in 64/65 mode, 128 in 128/129 mode)

A : Preset Divide Factor of Binary 7-bit Swallow Counter (0 to 127)

fosc : Output Frequency of an External Oscillator


R : Preset Divide Factor of Binary 14-bit Programmable Reference Counter


(8 to 16383)

ABSOLUTE MAXIMUM RATINGS (see NOTE)


Rating	Symbol	Value	Unit
Power Supply Voltage	V _{DD}	V_{ss} –0.5 to V_{ss} +7.0	V
Input Voltage	Vin	V_{SS} =0.5 to V_{DD} +0.5	V
Output Voltage	Vout	V_{SS} =0.5 to V_{DD} +0.5	V
Output Current	Гоит	±10	mA
Open Drain Output	Vop	V_{SS} =0.5 to V_{DD} +3.0	V
Operating Temperature	TA	-40 to +85	°C
Storage Temperature	T _{STG}	-40 to +125	°C
Power Dissipation	P _D	300	mW

NOTE: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



PIN DESCRIPTION

Pin No.	Symbol	I/O	Description
1	OSCIN	l	Pin for Crystal Oscillator; Input to the inverting amplifier that forms part of the oscillator. This pin receives the oscillator signal as AC coupling when an external oscillator is used. For large amplitude signals (standard CMOS levels) DC coupling may also be used.
2	OSC _{out}	0	Pin for Crystal Oscillator; Output of the inverting amplifier. This pin should be connected to ground when an external oscillator is used.
3	LC	0	Output pin for Loop Control Signal; It is at high level, when operation mode is selected. It is at low level, when power down mode is selected.
4	V _{DD}	-	Power Supply Voltage
5	Do	0	Three-state Charge Pump Output; The mode of D_O is changed by the combination of Programmable Reference Divider output frequency f_r and Programmable Divider output frequency f_P as listed below: $ f_r > f_P \colon D_O = H \text{ level} $ $ f_r = f_P \colon D_O = H \text{ igh-impedance level} $ $ f_r < f_P \colon D_O = L \text{ level} $
6	V _{ss}	_	Ground
7	LD	0	Output of Phase Comparator; It is at Low level when f, and fp are coherent, and then the loop is locked. Otherwise it outputs high level.
8	fin	I	Input for Binary 7-bit Swallow Counter and Binary 11-bit Programmable Counter from VCO; This input involves bias circuit and amplifier. The connection with Dual Modulus Prescaler should be AC connection.
9	Clock	I	Clock signal input for 18-bit Shift Register and 14-bit Shift Register; Each rising edge of the clock shifts one bit of the data into the shift registers.
10	Data	I	Serial data input for Shift Registers. This data is the divide ratio of the divider, which is provided from the corresponded shift register. The last bit of the data is the control bit which specified destination of shift register. The data is transferred to 14-bit Shift Register when the bit is at high level, and to 18-bit Shift Register when at low level.

PIN DESCRIPTION (Continued)


Pin No.	Symbol	I/O	Description
11	LE	1	Load Enable Input; When this pin is at high level, the data latched from the Shift Register is transferred to Programmable Reference Divider or Programmable Divider depending on the control bit data.
12	М	0	Control output for external Dual Modulus Prescaler. The connection should be DC connection. Pulse Swallow Function: (Example) MB501 M = High: Preset Modules Factor 64 or 128 M = Low: Preset Modules Factor 65 or 129
13	f _r	0	Monitors output of the phase comparator input; as well as monitoring the output of the reference divider.
14	PS	-	Power down control input; When this pin is at High level, operation mode is selected. When this pin is at Low level, power down mode is selected.
15 16	φV φR	00	Output for external charge pump. $ \phi R \qquad \phi V \\ f_r > f_P \colon \qquad \text{Low} \qquad \text{Low} \\ f_r = f_P \colon \qquad \text{Low} \qquad \text{High-impedance} \\ f_r < f_P \colon \qquad \text{High} \qquad \text{High-impedance} $

FUNCTIONAL DESCRIPTION

SERIAL DATA INPUT FOR PROGRAMMABLE DIVIDER

Binary serial data is input to Data pin. Each rising edge of clock shifts one bit of the data into the shift registers and control register. Input data consists of 18-bit data and 1-bit of control bit data. In this case, control bit is set at low level. S_1 to S_7 is used for setting the divide ratio of 7-bit swallow counter and S_8 to S_{18} is used for setting the divide ratio of 11 bit programmable counter.

The data format is shown below.



7-bit Swallow Counter Data Input

Divide factor A	S ₇	S ₆	S ₅	S₄	S ₃	S₂	S,
0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1
	•	•	•	•	•	•	•
127	1	1	1	1	1	1	1

Note: Divide factor: 0 to 127

11-bit Programmable Divider Data Input

Divide factor N	S ₁₈	S ₁₇	S ₁₆	S ₁₅	S ₁₄	S ₁₃	S ₁₂	S ₁₁	S ₁₀	S ₉	S ₈
5	0	0	0	0	0	0	0	0	1	0	1
6	0	0	0	0	0	0	0	0	1	1	0
				•	•	•	•	•		•	
2047	1	1	1	1	1	1	1	1	1	1	1

Note: Divide factor less than 5 is prohibited.


Divide factor: 5 to 2047

FUNCTIONAL DESCRIPTION (Continued)

SERIAL DATA INPUT FOR PROGRAMMABLE REFERENCE DIVIDER

Binary serial data is input to Data pin. Each rising edge of clock shifts one bit of the data into the shift registers and control register. Input data consists of 14-bit data and 1-bit of control bit data. In this case, control bit is set at high level.

The data format is shown below.





14-bit Programmable Divider Data Input

Divide factor R	S ₁₄	S ₁₃	S ₁₂	S ₁₁	S ₁₀	S ₉	Sa	S ₇	S ₆	S ₅	S ₄	S ₃	S₂	S ₁
8	0	0	0	0	0	0	0	0	0	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	0	1	0	0	1
•	•	٠ .	•	•		•	•		•	•			•	.
16383	1	1	1	1	1	1	1	•	1	1	1	1	1	1

Note: Divide factor less than 8 is prohibited.

Divide factor: 8 to 16383






POWER DOWN OPERATION DESCRIPTION

The MB87076 has power down function which selects operation mode or power down mode depending on PS input signal level. When PS is set at low level, power down mode is selected. During power down mode, internal dividers stop operation. Thus, very low power supply consumption is achieved and LC pin is set at Low level.

Then the PS level goes High with the frequency of VCO as almost the same value as that under the condition of phase lock, the following sequence is taken.

- 1) Programmable divider starts operation
- 2) f_P is output with some delay
- 3) Programmable reference divider starts operation when it receives fp.
- 4) f, is output
- 5) LC is forced to set at High level (Normal operation mode is selected)

When the f_r outputs immediately after the f_P outputs, and goes into the phase detector, the phase lock condition is obtained just after the first clock. When PS is set at Low level again, internal dividers stop operation. Then internal condition is reset.



RECOMMENDED OPERATING CONDITIONS

Parameter	Chal		Unit		
Parameter	Symbol	Min	Тур	Max	Omt
Power Supply Voltage	V _{DD}	2.7	5.0	5.5	v
Input Voltage	V _{IN}	V_{ss}		V _{DD}	٧
Output Temperature	TA	-40		+85	°C

ELECTRICAL CHARACTERISTICS

(V_{ss} = 0V, V_{DD} = 3.0V, T_A = -40 to 85°C)

_					Value		Unit	
Parameter		Symbol	Condition	Min	Тур	Max	"	
High-level Input Voltage	Except fin	V _{IH}		2.1				
Low-level Input Voltage	and ÓSC _{IN}	V _{IL}				0.9	, v	
Input Sensitivity	fin	V _{tpp}	Amplitude in AC coupling,	0.5			V _{p.p}	
input Sensitivity	OSCIN	V _{sin}	sine wave	0.5			Sine	
High-level Input Current	Except fin	l _{tH}	$V_{\text{IN}} = V_{\text{DD}}$		1.0			
Low-level Input Current	and ÓSC _{IN}	l _{IL}	V _{IN} = V _{SS}		-1.0		μΑ	
Input Current	fin	Inn	$V_{IN} = V_{SS}$ to V_{DD}		±30		μА	
input ourient	OSCIN	I _{XIN}	$V_{\text{IN}} = V_{\text{SS}}$ to V_{DD}		±30		, ,,,,	
High-level Output Voltage	Except oP	V _{OH}	Ι _{он} = 0μ A	2.95				
Low-level Output Voltage	and OSC _{OUT}	Vol	l _{OL} = 0μ A			0.05	٧	

ELECTRICAL CHARACTERISTICS (Continued)

(V_{ss} = 0V, V_{DD} = 3.0V, T_A = -40 to 85°C)

					Value		Unit
Parameter		Symbol	Condition	Min	Тур	Max	Omit
Low-level Output Voltage	φР	V _{oLv}	I _{OL} = 0.8mA			0.80	V
High-level Output Voltage	OSC _{out}	V _{ohx}	1 _{OH} = 0μA	2.50			v
Low-level Output Voltage	OSC _{OUT}	Volx	l _{oL} = 0μA			0.50	·
High-level Output Current	Except _{\$\phi\$P\$}	Гон	V _{OH} = 2.0V	-0.5			mA .
Low-level Output Current	and OSC _{оит}	loL	V _{OL} = 0.8V	0.5			IIIA
N-channel open drain Cut Off C	Current	l _{off}	V _O = V _{DD} +3.0V		1.0		μА
Power Supply Current *1		IDDOP	Operation mode		2.50		mA
Power Supply Current		loops	Power down mode			80	μА
Max. Operation Frequency of Programmable Reference Divider		f _{maxd}		10	20		MHz
Max. Operation Frequency of F Divider	Programmable	f _{maxp}		10	20		

Note: *1 fin = 8.0MHz, 11.5MHz Crystal is conneceted between OSC_{IN} and OSC_{OUT}. PS is set at high level, all other inputs are set at low level. Outputs are open.

ELECTRICAL CHARACTERISTICS (Continued)

 $(V_{SS} = 0V, V_{DD} = 5.0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$

				T	, I _A =			
Parameter		Symbol	Condition		Value		Unit	
rarameter		Symbol	Condition	Min	Тур	Max		
High-level Input Voltage	Except fin and OSC _{IN}	V _{ін}		3.5				
Low-level Input Voltage	and OSCIN	VIL				1.5	V	
Input Sensitivity	fin	V_{tpp}	Amplitude in AC coupling, sine waye	0.8			V _{P-P} Sine	
	OSCIN	V _{sin}	Sine wave	1.0				
High-level Input Current	Except fin and OSC _{IN}	l _{iH}	$V_{IN} = V_{DD}$		1.0		μА	
Low-level Input Current	ario OSOIN	I _{IL}	$V_{\text{IN}} = V_{\text{SS}}$		-1.0		,	
Input Current	fin	IIIN	$V_{IN} = V_{SS}$ to V_{DD}		±50		μА	
input Guitent	OSC _{IN}	I _{XIN}	$V_{IN} = V_{SS}$ to V_{DD}		±50			
High-level Output Voltage	Except P	V _{он}	l _{OH} = 0μ A	4.95				
Low-level Output Voltage	and ÓSC _{OUT}	Vol	l _{OL} = 0μA			0.05	V	


ELECTRICAL CHARACTERISTICS (Continued)

 $(V_{ss} = 0V, V_{DD} = 5.0V, T_A = -40 \text{ to } 85^{\circ}\text{C})$


			2 11.1		Value		Unit
Parameter	_	Symbol	Condition	Min	Тур	Max	Oill
Low-level Output Voltage	φР	V _{OLV}	I _{OL} = 1 mA			0.50	\ \ \
High-level Output Voltage	OSC _{OUT}	V _{OHX}	I _{он} = ОµА	4.50			>
Low-level Output Voltage		V _{OLX}	I _{OL} = 0μ A			0.50	·
High-level Output Current	Except P	Іон	V _{OH} = 4.0V	-1.0			mA
Low-level Output Current	and OSC _{OUT}	l _{oL}	V _{OL} = 0.8V	1.0			
N-channel open drain Cut Off C	Current	l _{off}	$V_O = V_{DD} + 3.0V$		1.0		μА
Power Supply Current *1		IDOOP	Operation mode		3.0		mA
Power Supply Current		I _{DDPS}	Power down mode			100	μΑ
Max. Operation Frequency of P Reference Divider	Max. Operation Frequency of Programmable Reference Divider			15	25		MHz
Max. Operation Frequency of P Divider	'rogrammable	f _{maxp}		10	25		2

Note: *1 fin = 8.0MHz, 11.5MHz Crystal is conneceted between OSC_{IN} and OSC_{OUT}. PS is set at high level, all other inputs are set at low level. Outputs are open.

PACKAGE DIMENSIONS



PACKAGE DIMENSIONS (Continued)



All Rights Reserved.

Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given.

The Information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu.

Fujitsu reserves the right to change products or specifications without notice.

No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Integrated Circuits and Semiconductor Marketing
Furukawa Sogo Bldg., 6–1, Marunouchi 2–chome
Chiyoda–ku, Tokyo 100, Japan
Tel: (03) 216–3211

Telex: 781-2224361 FAX: (03) 216-9771

North and South America

FUJITSU MICROELECTRONICS, INC. Integrated Circuits Division 3545 North First Street San Jose, CA 95134–1804 USA Tel: 408–922–9000

Telex: 910–338–0190 FAX: 408–432–9044

Europe

FUJITSU MIKROELEKTRONIK GmbH Arabella Centre 9.0G Lyoner Strasse 44–48 D–6000 Frankfurt 71 F.R. Germany Tel: (069) 66320

Telex: 411963 FAX: (069) 6632122

Asia

FUJITSU MICROELECTRONICS ASIA PTE LIMITED #06-04 to #06-07 Plaza By The Park No. 51 Bras Basah Road Singapore 0719

Tel: 336–1600 Telex: 55573 FAX: 336–1609

©FUJITSU LIMITED 1990