Low Noise Amplifiers using ATF-55143 Low Noise PHEMT

This document is owned by Agilent Technologies, but is no longer kept current and may contain obsolete or inaccurate references. We regret any inconvenience this may cause. For the latest information on Agilent’s line of EEsof electronic design automation (EDA) products and services, please go to:

www.agilent.com/find/eesof
Low Noise Amplifiers for 5.125 - 5.325 GHz and 5.725 - 5.825 GHz
Using the ATF-55143 Low Noise PHEMT
Application Note 1285

Description
This paper describes two low noise amplifiers for use in the IEEE 802.11a, ETSI/BRAN HiperLAN/2 5GHz standards. The circuits are designed for use with multi-layer 0.031 inch thickness FR-4 printed circuit board material. The 5.125-5.325 amplifier make use of low cost, miniature, multilayer chip inductors for small size. The 5.725-5.825 amplifier make use of printed inductors for small size and low cost. When biased at a Vds of 2 volts and Ids of 15 mA, the ATF-55143 amplifier will provide 10.0 to 11.0 dB gain, 1.2 dB noise figure and an output intercept point (IP3) of +24 to +27 dBm over the 5.1 - 5.8 GHz bandwidth. An active bias solution is discussed that uses a supply voltage of 3.3 volts and 5.0 volts. The design goals for both amplifiers are summarized in Table 1. The design is based on 0.813-mm (0.031 inch) thickness Grade FR4 copper laminate epoxy glass PC material, multi-layer board. The thickness between layers is 0.254-mm (0.010 inch). The amplifier schematic is shown in Figure 1, with component values in Table 2.

Table 1. Design Goals

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain</td>
<td>10.0 - 11.0 dB</td>
</tr>
<tr>
<td>Noise Figure, dB</td>
<td>&lt; 1.5 dB</td>
</tr>
<tr>
<td>Output 3rd Order Intercept Point</td>
<td>&gt; 25 dBm</td>
</tr>
<tr>
<td>Input 3rd Order Intercept Point</td>
<td>&gt; 15 dBm</td>
</tr>
<tr>
<td>Output P-1dB Compression</td>
<td>&gt; 10 dBm</td>
</tr>
<tr>
<td>Input return loss</td>
<td>&gt; 10 dB</td>
</tr>
<tr>
<td>Output return loss</td>
<td>&gt; 10 dB</td>
</tr>
<tr>
<td>Supply Current</td>
<td>15 mA</td>
</tr>
</tbody>
</table>

Introduction
The Agilent Technologies ATF-55143 is a low noise enhancement mode PHEMT designed for use in low cost commercial applications in the VHF through 10 GHz frequency range. Agilent Technologies’ new enhancement
mode technology provides superior performance while allowing a dc grounded source amplifier with a single polarity power supply to be easily designed and built. Unlike a typical depletion mode PHEMT where the gate must be made negative with respect to the source for proper operation, an enhancement mode PHEMT requires that the gate be made more positive than the source for normal operation. Biasing an enhancement mode PHEMT is much like biasing the typical bipolar junction transistor. The ATF-55143 is a 400 micron gate width device with 2 GHz performance tested and guaranteed at a $V_{ds}$ of 2.7 V and $I_{ds}$ of 10 mA. The ATF-55143 is housed in a 4-lead SC-70 (SOT-343) surface mount plastic package.

LNA Design
The two amplifiers were designed for $V_{ds}$ of 2 volts and an $I_{ds}$ of 15 mA. The amplifier schematic is shown in Figure 1. The 5.125-5.325 bandwidth amplifier uses a power supply voltage, $V_{dd}$, of 3.3 volt. The 5.725-5.825 bandwidth amplifier uses a power supply voltage, $V_{dd}$, of 5.0 volt. The generic demo board shown in Figure 2 is used. The demo board was designed such that the input and output impedance matching networks can be either lumped element networks or etched microstrip networks for lower cost. Either low pass or high pass structures can be generated based on system requirements. The demo board is etched on 0.031" thickness, multi-layer FR-4 material for cost considerations.

Biasing Options and Source Grounding
One of the advantages of the enhancement mode PHEMT is the ability to dc ground the source leads and still require only a single positive polarity power supply. Whereas a depletion mode PHEMT pulls maximum drain current when $V_{gs} = 0$ V, an enhancement mode PHEMT pulls nearly zero drain current when $V_{gs} = 0$ V. The gate must be made positive with respect to the source for the enhancement mode PHEMT to begin pulling drain current. It is also important to note that if the gate terminal is left open circuited, the device will pull some amount of drain current due to leakage current creating a voltage differential between the gate and source terminals. Values for $V_{gs}$ maybe calculated from the typical I-V curves found in the data sheet.

A voltage comparator bias option was chosen for the example as the same evaluation board is used for additional applications examples that require higher device voltage and source current while still running from a 3.3 volt supply voltage.

A suggested active biasing circuit is shown in Figure 1. The active biasing scheme uses the BCV62B current mirror bias circuit. The BCV62B has two PNP transistors in the same package; Q3 has the base and collector connected internally to the base of Q2. It behaves as a two-terminal pn diode, the voltage drop across the pn junction is typically 0.6 volts. The EB junction of Q3 is forward biased by exactly the same voltage as the EB junction of Q2. The two bipolar transistors are operating like a voltage comparator, with the gate bias being adjusted to keep the voltages across R5 (and therefore $I_d$ and $V_{ds}$) equal to the voltage across R4 which is determined by the potential divider R4, Q3Vbe and R6. Including the Q3Vbe junction in the potential divider chain temperature compensates Q2Vbe assuming the currents in the two PNP transistors are approximately equal. More details on active bias circuits may be found in references [4] and [6].

$$R6 \approx \frac{V_{ds} - Q2Vbe}{I_{ref}}$$

$$R4 = \frac{V_{dd} - V_{ds}}{I_{ref}}$$

$$R5 = \frac{V_{dd} - V_{ds}}{I_{ds}}$$

Where:
- $I_{ds}$ is the desired drain current.
- $I_{ref}$ is the current flowing through the R6.
- $V_{dd}$ is the power supply voltage.

$R6$ was chosen to be 1.4 mA. $V_{dd} = 5$ V, $V_{ds} = 2$ V, $I_{ds} = 15$ mA, $V_{gs} = 0.49$ V

$R6 = 1000 \, \Omega$

$R4 = 2200 \, \Omega$

$R5 = 200 \, \Omega$

$R2$ and $R3 = 1000 \, \Omega$
R2 and R3 act as a potential divider circuit with a ratio of 1:1, two 1 k ohm resistors were chosen. The collector voltage of Q2 should be 2 x Vgs.

An active bias circuit using a single PNP BJT is discussed in [2]. A passive circuit bias is discussed in [1].

The use of a controlled amount of source inductance can often be used to enhance LNA performance. Usually only a few tenths of a nanohenry or at most a few nanohenrys of inductance is required. This is effectively equivalent to increasing the source leads by only 0.032 inch or so. The effect can be easily modelled using Agilent Technologies ADS®. The usual side effect of excessive source inductance is very high frequency gain peaking and resultant oscillations. The larger gate width devices have less high frequency gain and therefore the high frequency performance is not as sensitive to source inductance as a smaller device would be.

**Design of the ATF-55143 Amplifier**

The parts list for the first amplifier is shown in Table 2. Inductors LL1 and LL2 are actually very short transmission lines between each source lead and ground. The inductors act as series feedback. The amount of series feedback has a dramatic effect on in-band and out-of-band gain, stability and input and output return loss. For the amplifier, each source lead is connected to its corresponding ground pad at a distance of approximately 0.032” from the source lead. The 0.032” is measured from the edge of the source lead to the closest edge of the first via hole.

### Table 2. Component Parts List for the ATF-55143 Amplifier

<table>
<thead>
<tr>
<th>Frequency</th>
<th>5.125 - 5.325 GHz, 3.3 V Demo circuit</th>
<th>5.725 - 5.825 GHz, 5.0 V Demo circuit</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>1.0 pF Johanson S402D chip capacitor</td>
<td>0.5 pF Johanson S402D chip capacitor</td>
</tr>
<tr>
<td>C2, C5</td>
<td>5.6 pF Johanson S402D chip capacitor</td>
<td>5.6 pF Johanson S402D chip capacitor</td>
</tr>
<tr>
<td>C3, C6, C7</td>
<td>10000 pF chip capacitor</td>
<td>10000 pF chip capacitor</td>
</tr>
<tr>
<td>C4</td>
<td>2.2 pF Johanson S402D chip capacitor</td>
<td>2.7 pF Johanson S402D chip capacitor</td>
</tr>
<tr>
<td>C8</td>
<td>0.3 pF Johanson S402D chip capacitor</td>
<td>Not Used</td>
</tr>
<tr>
<td>LL1, LL2</td>
<td>Source inductance of width 25 mil x length 32 mil microstrip between source and first via hole can be used to increase stability.</td>
<td>Source inductance of width 25 mil x length 32 mil microstrip between source and first via hole can be used to increase stability.</td>
</tr>
<tr>
<td>L1</td>
<td>3.9 nH Johanson L-07C3N9KT chip inductor</td>
<td>Printed 280 x 10 mil microstrip line</td>
</tr>
<tr>
<td>L2</td>
<td>1.0 nH Johanson L-07C1N0KT chip inductor</td>
<td>Shortened microstrip line to produce 100 x 10 mil using TCW</td>
</tr>
<tr>
<td>R1</td>
<td>47 Ω</td>
<td>47 Ω</td>
</tr>
<tr>
<td>R2, R3</td>
<td>1000 Ω</td>
<td>1000 Ω</td>
</tr>
<tr>
<td>R4</td>
<td>1100 Ω</td>
<td>2200 Ω</td>
</tr>
<tr>
<td>R5</td>
<td>82 Ω</td>
<td>180 Ω</td>
</tr>
<tr>
<td>R6</td>
<td>1100 Ω</td>
<td>1000 Ω</td>
</tr>
<tr>
<td>Q1</td>
<td>Agilent Technologies ATF-55143</td>
<td>Agilent Technologies ATF-55143</td>
</tr>
<tr>
<td>Q2, Q3</td>
<td>BCV62B, Philips or Infineon</td>
<td>BCV62B Philips or Infineon</td>
</tr>
</tbody>
</table>

**Determining the Optimum Amount of Source Inductance**

Adding additional source inductance has the positive effect of improving input return loss and low frequency stability. A potential down-side is reduced low frequency gain, however, decreased gain also correlates to higher input intercept point. The question then becomes how much source inductance can one add before one has gone too far? For an amplifier operating in the 900 MHz frequency range, excessive source inductance will manifest itself in the form of a gain peak in the 6 to 10 GHz frequency range. Normally the high frequency gain roll-off will be gradual and smooth. Adding source inductance begins to add bumps to the once smooth roll-off. The source inductance, while having a degenerative effect at low frequencies, is having a regen-
erative effect at higher frequencies. This shows up as a gain peak in S21 and also shows up as input return loss S11 becoming more positive. Some shift in upper frequency performance is fine as long as the amount of source inductance is fixed and has some margin in the design so as to account for S21 variations in the device.

Figure 2 shows the artwork of the top RF layer of the ATF-5X143 evaluation board. The second layer is the groundplane and includes the dc connections required for the biasing network, the thickness between the top layer and second layer is 0.010". A third layer, which is also a groundplane, a further 0.010" down and the 0.010" distance to the bottom of the board, makes up the additional material thickness and adds to the mechanical stability of the board, making the board a total of 0.031" thick. A 50 ohm line has been included on the board to aid the amplifier design. The 50 ohm line can also be used as a quick check that the board has been accurately manufactured. The 50 ohm line was found to have 0.5 dB insertion loss at 5.2 GHz, the return loss was measured at 23 dB. The Smith chart showed the board impedance was centered on 50 ohms. Capacitors and inductors being considered can be placed on the line to check to see if they are self-resonant in the amplifier bandwidth. This could be a potential problem.

Performance of the 5.125 - 5.325 GHz ATF-55143 Amplifier
The amplifier is biased at a Vds of 2 volts and Id of 15 mA. Typical Vgs is 0.49 volts. The board is modified as shown in Figure 3. The connection between the printed quarter-wave microstrip lines and RF track were removed. The measured noise figure and gain of the completed amplifier are shown in Figure 5. Noise figure is a nominal 1.2 dB from 5.0 through 5.4 GHz. A gain of 11.9 dB at 5.1 GHz and 11.7 dB at 5.3 GHz was measured.
Figure 7. Gain and Noise figure vs. Frequency

Figure 8. Input and Output Return Loss vs. Frequency

Measured input and output return loss is shown in Figure 6. The input return loss at 5.2 GHz is 23.3 dB with a corresponding output return loss of 11.5 dB. The amplifier output intercept point (OIP3) was measured at a nominal +26.5 dBm and P-1dB measured +10.5 dBm.

Performance of the 5.725 - 5.825 GHz ATF-55143 Amplifier

The amplifier is biased at a Vds of 2 volts and Id of 15 mA. Typical Vgs is 0.49 volts. The populated board using micro strip is shown in Figure 4. The measured noise figure and gain of the completed amplifier is shown in Figure 7. Noise figure is a nominal 1.3 dB from 5.5 through 6.0 GHz. Gain is a nominal 10.0 dB from 5.5 through 6.0 GHz.

Measured input and output return loss is shown in Figure 8. The input return loss at 5.8 GHz is 17.5 dB with a corresponding output return loss of 12.2 dB. The amplifier output intercept point (OIP3) was measured at a nominal +26 dBm and P-1dB measured +10.5 dBm.

ATF-55143 Low Noise Amplifier Design.

Using Agilent Technologies’ Eesof Advanced Design System Software the amplifier’s circuits can be simulated in both linear and non-linear modes of operation.

The original design draft was a low noise amplifier with an Output Third Order Intercept Point (OIP3) of 25-27 dBm with a noise figure close to 1.2 dB at 5.125 - 5.325 GHz range and 1.4 dB in the 5.725 - 5.825 GHz range.

Linear Analysis

The ATF55143.s2p file can be downloaded from the Agilent Wireless Design Center web site. The 2-Port S-parameter file icon
available from the linear Data File Palette is used. A template for s-parameter evaluation is available in ADS, the Sparams w Noise template was chosen. The circuit components were added to the simulation circuit. The more detailed the simulation the more accurate the results will be. An accurate circuit simulation can provide the appropriate first step to a successful amplifier design. The inductance associated with the chip capacitors and resistors was included in the simulation. Where possible models were chosen from the ADS SMT component library. Models of SMT components can also be obtained from the manufacturers’ web sites. Manufacturing tolerances in both the active and passive components often prohibit perfect correlation. The results of the simulated noise figure, gain, input and output return losses are shown in Figures 9 and 10. The linear simulated performance of the amplifier was close to the measured results.

Return Loss vs. Frequency
As noted on the data sheet, the ATF-55143 S and Noise Parameters are tested in a fixture that includes plated through holes through a 0.025” thickness printed circuit board. Due to the complexity of de-embedding these grounds, the S and Noise Parameters include the effects of the test fixture grounds. Therefore, when simulating a 0.031” thickness, multi-layer, printed circuit board, only the difference in the printed circuit board thickness to the first ground layer has to be included. The distance to the first ground layer is only 0.010” in the simulation, i.e. 0.010” – 0.025” = + 0.015”. Via holes with negative lengths are not allowable in ADS simulation. The transmission lines that connect each source lead to its corresponding plated through hole is simulated as a microstripline (MLIN). The microstripline length can be used to include the effect of the improved grounding of the device.

Non-Linear Analysis
The circuit that is used for the non-linear analysis is identical to the linear analysis circuit. The 2-Port S parameter file icon was replaced by the non-linear model for the ATF-55143. The model was downloaded from the Agilent Wireless Design Center. The ADS unarchive function was used to extract the model. See ADS for further details on unarchiving models.
To perform the non-linear analysis the Harmonic Balanced controller or one of the other non-linear simulators must be inserted into the schematic window. The current probe and the node point were inserted to check that the bias conditions were correct.

The Non-Linear simulator allows us to simulate the P-1dB and the Output Third Order Intercept Point. The amplifier OIP3 was simulated at +22.3 dBm and P-1dB +10.25 dBm. Non-linear simulated performance of the amplifier was very close to the measured results for P-1dB but not for Output Third Order Intercept Point. A summary of the Non-linear simulated performance is shown in Table 3.

The non-linear transistor model used in the simulation is based on the work of Curtice [3]. An important feature of the non-linear model is the use of a quadratic expression for the drain current versus gate voltage. Although this model closely predicts the DC and small signal behavior (including noise), it does not predict the intercept point correctly. For example, the amplifier OIP3 was simulated at 22.3 dBm and the P-1dB at +10.3 dBm. The simulated performance for P-1dB was very close to the measured results, however, the simulated OIP3 was 2 - 3 dBm lower than the measured performance. To properly model the exceptionally high linearity of the E-PHEMT transistor, a better model is needed. This model, however, can still be used to predict the relative importance of output matching, bias, and source inductance.

**Circuit Stability**

Besides providing important information regarding gain, noise figure, input and output return loss, the computer simulation provides very important information regarding circuit stability. Unless a circuit is actually oscillating on the bench, it may be difficult to predict instabilities without actually presenting various VSWR loads at various phase angles to the amplifier. Calculating the Rollett Stability factor K and generating stability circles are two methods made considerably easier with computer simulations. The simulated gain, noise figure, and input/output return loss of the ATF-55143 amplifier is shown in Figures 9 and 10. These plots only address the performance near the actual desired operating frequency. It is still important to analyze out-of-band performance in regards to abnormal gain peaks, positive return loss and stability. A plot of Rollett Stability factor K as calculated from 0.1 GHz to 12 GHz is shown in Figure 11 for the amplifier. Source inductance can be used to help stability. It should be noted however that excessive inductance will cause high frequency stability to get worse (i.e. decreased value of K). As stability is improved, certain amplifier parameters such as gain and power output may have to be sacrificed.

### Table 3

<table>
<thead>
<tr>
<th>Frequency, Bias Conditions</th>
<th>P-1dB</th>
<th>Third Order Intercept</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.25 GHz, 2 V, 15 mA</td>
<td>10.7 dBm</td>
<td>23.5 dBm</td>
</tr>
<tr>
<td>5.73 GHz, 2 V, 15 mA</td>
<td>10.3 dBm</td>
<td>22.3 dBm</td>
</tr>
</tbody>
</table>

**Figure 11. Simulated Rollett Stability Factor K**

**Conclusion**

The amplifier design has been presented using the Agilent Technologies ATF-55143 low noise PHEMT. The ATF-55143 provides a very low noise figure along with high intercept point making it ideal for applications where high dynamic range is required. In addition to providing low noise figure, the ATF-55143 can be simultaneously matched for very good input and output return loss, making it easily cascadable with other amplifiers and filters with minimal effect on system passband gain ripple.
References

Performance data for ATF-55143 PHEMT may be found on http://www.agilent.com/view/rf

Agilent Application Notes:


For more information about Agilent EEsof EDA, visit:
www.agilent.com/find/eesof

Agilent Email Updates
www.agilent.com/find/emailupdates
Get the latest information on the products and applications you select.

Agilent Direct
www.agilent.com/find/agilentdirect
Quickly choose and use your test equipment solutions with confidence.

www.agilent.com
For more information on Agilent Technologies’ products, applications or services, please contact your local Agilent office. The complete list is available at:
www.agilent.com/find/contactus

Americas
Canada (877) 894-4414
Latin America 305 269 7500
United States (800) 829-4444

Asia Pacific
Australia 1 800 629 485
China 800 810 0189
Hong Kong 800 938 693
India 1 800 112 929
Japan 0120 (421) 345
Korea 080 769 0800
Malaysia 1 800 888 848
Singapore 1 800 375 8100
Taiwan 0800 047 866
Thailand 1 800 226 008

Europe & Middle East
Austria 0820 87 44 11
Belgium 32 (0) 2 404 93 40
Denmark 45 70 13 15 15
Finland 358 (0) 10 855 2100
France 0825 010 700*  
  *0.125 €/minute
Germany 01805 24 6333**  
  **0.14 €/minute
Ireland 1890 924 204
Israel 972-3-9288-504/544
Italy 39 02 92 60 8484
Netherlands 31 (0) 20 547 2111
Spain 34 (91) 631 3300
Sweden 0200-88 22 55
Switzerland 0800 80 53 53
United Kingdom 44 (0) 118 9276201

Other European Countries:
www.agilent.com/find/contactus

Revised: March 27, 2008

Product specifications and descriptions in this document subject to change without notice.

© Agilent Technologies, Inc. 2008
Printed in USA, May 15, 2002
5988-5846EN