

B

MONOLITHIC CERAMIC CAPACITOR

GR500 Series ; High-voltage

FEATURES

1. Large capacitance but of compact size due to monolithic construction.

Silver Termination Type


- 2. Ceramic covered internal electrodes offer excellent humidity resistance.
- 3. Elimination of lead wires reduces inductance for high frequency application.
- 4. Can be soldered on to substrates with resin coating.

APPLICATION

- For by-pass and coupling of high voltage generation circuits of measuring instruments, medical instruments, automated office equipment, and many other types of equipment.
- 2. For pick-up tube related high voltage generating circuits.

PART NUMBERING

(*Please specify the part number when ordering)



• Туре

See the Dimensions.

2Temperature Characteristics

Code Characteristic				
X7R	Capacitance Change Rate : ±15% max.			
COG	Capacitance Temp. Coefficeint : 0±30ppm/°C			
Temperature Pange : -55°C to +125 °C				

Temperature Range : -55°C to +125 °C Standard Temperature : 25°C

③Nominal Capacitance (Ex.)

Code	Capacitance (pF)
100	10
101	100
222	2200
683	68000
334	330000 (=0.33µF)

Output Output Output Output Output <p

Code	Standards	Condition		
F	± 1pF	10pF and below		
К	±10%	More than 10pF		

GRated Voltage

Code	Standards
500	500VDC
1K	1kVDC
2K	2kVDC
3K	3.15kVDC
4K	4kVDC

GMurata's Control No.

Packaging Code Bulk Packaging : PM

DIMENSIONS


Turne	Apportune	Di	mensions		
Туре	Appearance	L	w	T max.	e min.
GR530		4.5±0.3	3.8±0.3	3.6	0.3
GR535		5.6±0.3	5.0±0.3	4.3	0.3
GR540		10.6±0.5	5.0±0.3	4.3	0.3
GR545		10.6±0.5	10.0±0.6	4.3	0.3
GR550		11.8±1.0	10.6±0.9	4.5	0.3
GR555		16.0±0.7	5.0±0.3	4.3	0.3
GR580		28.0±1.4	13.2±1.3	5.1	0.3





MONOLITHIC CERAMIC CAPACITOR Silver Termination Type

GR500 Series ; High-voltage

CAPACITANCE RANGE Temperature Characteristic : C0G








• 3.15kVD	± TPF (F) for capacitance TopF.					
Type Cap.	GR530	GR535	GR550	GR580		
10 (pF) 12 15 18 22 27						
33 39						
47 56 68 82						
100 120						
150 180						
220 270 330						
330 390 470						
680 820						
1000 1200						
1500						

• 4kVDC

Tol. : ±10% (K)




*The standard tolerance for COG is K%, but the tolerance J% is also available.



Silver Termination Type **GR500** Series ; High-voltage

CAPACITANCE RANGE Temperature Characteristic : X7R


• 500VDC			Tol. : ±10% (K)
Type Cap.	GR530	GR535	GR550
1200 (pF) 1500 1800			
2200 2700 3300			
3900 4700			
5600 6800 8200			
10000 12000 15000			
18000 22000 27000			
33000 39000 47000			
56000 68000 82000			
0.1 (μF) 0.12			
0.15 0.18 0.22			
0.27 0.33			



2kVDC

Tol. : ±10% (K)

• 3.15kVDC



Tol. : ±10% (K)



Silver Termination Type **GR500** Series ; High-voltage

SPECIFICATIONS AND TEST METHODS Temperature Compensating Type

No	lte	ms	Specifications	Test Methods				
1	Operating Tem	perature Range	-25°C to +85°C					
2	Rated Vol	Itage	See the previous pages.	whichever is larger, shall be maintained within trange.				
3	Appearan	ice	No defects or abnormality.	Visual inspection.				
4	Dimensio	n	Within the specified dimension.	Using calipers.				
5	Dielectric	Strength	No defect nor abnormality.	No failure shall be observed when a voltage rated voltage are applied between electrode shown in Fig.1h for 1 to 5 seconds, in insula vided the charge/discharge current is less th		des in a circuit as ulating solution, pro- s than 50mA. solution nd discharge estriction resistance		
6	Insulation	Resistance	10,000MΩ min. or 100Ω·F min. (Whichever is smaller).		stance shall be measu al temperature and hu nge Vo			
				WV : 500V	DC	500VDC		
				WV>=1kV[C	1kVDC		
7	Capacitar	ice	Within the specified tolerance.	The capacitance/Q	shall be measured at shown in the table.	25°C with the fre-		
8	Q		30pF min. : Q >=1,000	Char Item	C0G, (1000pF and below)	C0G, (more than 1000pF)		
Ŭ	-		30pF max. : Q >=400+20C C : Nominal Capacitance (pF)	Frequency	1±0.2MHz	1±0.2kHz		
			O . Nominal Supacitance (pr.)	Voltage	5Vrms max.	5Vrms max.		
	Capacitance	Capacitance Variation Rate Temperature Coefficient	Within the specified tolerance. (Table A-6) Within the specified tolerance. (Table A-6)	of step 3 as a reference which changing the capacitor tempe from step 1 to 5 in sequence, +25 to +125°C shall be within specified tolerance for the temperature coefficient55 to +2 shall be within the tolerance for capacitance change specifie The values of drift are obtained by dividing the differences b the maximum and minimum measured values in the step 1, by the intermediate measured value (or the maximum tolera				
9	Temperature Characteristics	D .10	Within ±0.2% or ±0.05pF. (Whichever is larger.)	Step	Tempera	ature (°C)		
	Glididuleristius			1	25			
				2	-55			
				3	25			
				4	125			
			5		25±2			
10	Adhesive Strength of Termination		No removal of the terminations or other defect shall occur.	Solder a capacitor to test jig (alumna substrate) with solder containing 2.5% silver. Soldering sho by hand iron or in furnace so carefully as to mak ish and to avoid anything irregular such as therm ing or other troubles of external electrode when a imposed to the capacitor in the direction of the a <u>Capacitor</u> Alumina with purity 95% (Min. thickness 5N Holding Time : 10±1		should be done either nake a uniformed fin- ermal shock. No peel- en 5N "force" is e arrow. urity of more than ness : 0.6mm)		
		Appearance	No defect nor abnormality.		n the testing jig (alumina aining 2.5% silver. The s			
		Capacitance	Within the specified tolerance.	either by iron or reflow	and be conducted with	care so that the solder-		
11	Vibration Resistance	Q	Satisfies the initial value. 30pF min. : Q >=1,000 30pF max. : Q >=400+20C C : Nominal Capacitance (pF)	vibration frequency (10 ratio of changes in the values after applying v transmitted from 10Hz	- Sol	le (1.5 mm), and the all satisfy the specified ut 1 minute to be Hz for a total of six ndicular directions). der resist		



Silver Termination Type **GR500** Series ; High-voltage

Temperature Compensating Type

No	Items		Specifications	Test Methods				
12	Solderability of Termination	75% of the terminations ously.	is to be soldered evenly and continu-	Immerse the capacitor first in a ethanol (JIS-K-8101) solution of rosin (JIS-K-5902) (25% rosin in weight proportion), then in solder containing 2.5% silver for 2±0.5 seconds at 235±5°C after preheating for 5 minutes at 80 to 100°C and then 1 to 2 minutes at 160 to 170°C.				
		The measured values sh table.	all satisfy the values in the following	Immerse the capacitor in solder containing 2.5% silver of 260 ± 5 °C for 5 ± 0.5 seconds after preheating for 5 minutes at				
		Item	Specification	80 to 100°Cand then for 1 to 2 minutes at 160 to 170°C. Set				
		Appearance	No marked defect	it for 24±2 hours at room temperature, then measure.				
13	Resistance to	Capacitance Change	Within ± 2.5% or ±0.25pF (Whichever is larger)					
	Soldering Heat	Q	30pF and over : Q >=1,000 30pF and below : Q>=400+20C					
		I.R.	More than 10,000M Ω or 100 Ω ·F (Whichever is smaller)					
		Dielectric Strength	No failure					
			C : Nominal Capacitance					
		The measured values sh table.	all satisfy the values in the following	Fix the capacitor to the supporting jig in the same manner and under the same conditions as (11) and conduct the five				
		Item	Specification	cycles according to the temperatures and time shown in the following table. Set it for 24±2 hours at room temperature,				
		Appearance	No marked defect	then measure.				
		Capacitance Change	Within ± 2.5% or ±0.25pF	Step 1 2 3 4				
14	Temperature Cycle		(Whichever is larger) 30pF and over : Q >=1,000	Temp. (°C) -25 ⁺⁰ / ₋₃ Room temp. +85 ⁺³ / ₋₀ Room temp.				
		Q	30pF and below : Q>=400+20C	Time (min.) 30±3 2 to 3 30±3 2 to 3				
		I.R.	More than 10,000M Ω or 100 Ω ·F (Whichever is smaller)					
		Dielectric Strength	No failure					
			C : Nominal Capacitance					
		The measured values sh table.	all satisfy the values in the following	Set the capacitor for 500^{+20}_{-20} hours at $40\pm2^{\circ}$ C, in 90 to 95% humidity. Take it out and set it for 24 ± 2 hours at room tem-				
		Item	Specification	perature, then measure.				
		Appearance	No marked defect					
15	Humidity	Capacitance Change	Within ±5% or ±0.5pF (Whichever is larger)					
15	(Steady State)	Q	30pF and over : Q >=350 10pF and over, 30pF and below : Q>=275+ $\frac{5}{2}$ C 10pF and below : Q >=200+10C					
		I.R.	More than 1,000M Ω or 10 Ω ·F (Whichever is smaller)					
			C : Nominal Capacitance (pF)					
		The measured values shall satisfy the values in the following table.		Apply a voltage of 125 % of the rated voltage for 1000^{+48}_{-0} hours at 85±3°C and set it for 24±2 hours at room tempera-				
		Item	Specification	ture, then measure. The charge/discharge current is less				
		Appearance	No marked defect	than 50mA.				
		Capacitance Change	Within ±3% or ±0.3pF (Whichever is larger)					
16	High Temperature Load	Q	30pF and over : Q >=350 10pF and over : Q >=350 10pF and over, 30pF and below : Q>=275 $\pm\frac{5}{2}$ C 10pF and below : Q >=200+10C					
		I.R.	More than 2,000M Ω or 20 Ω ·F (Whichever is smaller)					
		Dielectric Strength	No failure					
			C : Nominal Capacitance (pF)					
17	Notice	When mounting capacito	or, perform the epoxy resin coating (min.	0.1mm thickness).				

Table A-6

	Temperature Coefficient	Capacitance Change from 25°C (%)							
Char.	(ppm/°C)	-55°C		-30°C		-10°C			
		Max.	Min.	Max.	Min.	Max.	Min.		
C0G	0±30	0.58	-0.24	0.40	-0.17	0.25	-0.11		
Noto 1 · Nominal v	late 1 - Nominal values denote the temperature coefficient within a range of 25 °C to 125°C								

note the temperature coefficient within a range of 25 °C to 125°C.



Silver Termination Type GR500 Series ; High-voltage

SPECIFICATIONS AND TEST METHODS High Dielectric Constant Type

No	Items	Specifications	Test Methods
1	Operating Temperature Ran	je −25°C to +85°C	
2	Rated Voltage	See the previous pages.	The rated voltage is defined as the maximum voltage which may be applied continuously to the capacitor. When AC voltage is superimposed on DC voltage, V ^{p.p} or V ^{0.p} , whichever is larger, shall be maintained within the rated voltage range.
3	Appearance	No defects or abnormality.	Visual inspection.
4	Dimensions	Within the specified dimension.	Using calipers.
5	Dielectric Strength	No defect nor abnormality.	No failure shall be observed when a voltage of 150% of the rated voltage are applied between electrodes in a circuit as shown in Fig.1i for 1 to 5 seconds, in insulating solution, provided the charge/discharge current is less than 50mA. In insulating solution $TV=1.5XWV$ $In insulating solution$ $R : Charge and discharge current restriction resistance fig. 1i$
6	Insulation Resistand	te 10,000MΩ min. or 100Ω·F min. (Whichever is smaller).	The Insulation resistance shall be measured with the following voltage at normal temperature and humidity and within 1 minute of charging. Rated voltage Voltage applied WV : 500VDC 500VDC WV>=1kVDC 1kVDC
7	Capacitance	Within the specified tolerance.	The capacitance shall be measured at 25°C with 1 ± 0.2 kHz in frequency and 1 ± 0.2 Vrms in voltage.
8	Dissipation Factor (D.I	.) 0.025max.	DF shall be measured under the same conditions as the capacitance.
9	Capacitance Temperature Characteristics	Char. Temp. Range Reference Temp. Cap. Change Rate X7R -55~+125°C 25°C Within ±15%	The range of capacitance change in reference to 25°C within the temperature range shown in the table shall be within the specified ranges.
10	Adhesive Strength of Termination	No removal of the terminations or other defect shall occur.	Solder a capacitor to test jig (alumna substrate) shown in Fig. 2i with solder containing 2.5% silver. Soldering should be done either by hand iron or in furnace so carefully as to make a uniformed finish and to avoid anything irregular such as thermal shock. No peeling or other troubles of external elec- trode when 5N "force" is imposed to the capacitor in the direction of the arrow. Capacitor Alumina with purity of more than 95% (Min. thickness : 0.6mm) 5N Holding Time : 10±1sec.
	Appearan	e No defect nor abnormality	Solder the capacitor on the testing jig (alumina substrate)
	Capacitan		shown in Figs. 3i by solder containing 2.5% silver. The sol-
11	Vibration Resistance	n 0.025 mov	dering shall be done either by iron or reflow and be conduct- ed with care so that the soldering is uniform and free of defect such as heat shock. The range of vibration frequency (10 to 55Hz), total amplitude (1.5mm), and the ratio of changes in the number of vibrations shall satisfy the speci- fied values after applying vibration which takes about 1 minute to be transmitted from 10Hz to 55Hz and back to 10Hz for a total of six hours (two hours each in three mutual- ly perpendicular directions).
			Solder resist Ag/Pd FZ FZ FZ FZ FZ FZ FZ Alumina substrate Fig. 3i
12	Solderability of Termination	75% of the terminations is to be soldered evenly and continu- ously.	Immerse the capacitor first in a ethanol (JIS-K-8101) solution of rosin (JIS-K-5902) (25% rosin in weight proportion), then in solder containing 2.5% silver for 2±0.5 seconds at 235±5°C after preheating for 5 minutes at 80 to 100°C and then 1 to 2 minutes at 160 to 170°C.



Silver Termination Type

Silver Termination Type **GR500** Series ; High-voltage

High Dielectric Constant Type

No	Items	Ś	Specifications		-	Fest Methods	6		
		The measured values sh table.	all satisfy the values in the following	The capacitor ture after one	hour heat	of treatment a	at 150^{+}_{-10}	C. Immerse	
	Resistance to Soldering Heat	Item	Specification	the capacitor in solder containing 2.5% silver of 260±5 °C for 5±0.5 seconds after preheating for 5 minutes at 80 to 100°C and then for 1 to 2 minutes at 160 to 170°C. Then set it for 48					
		Appearance	No marked defect						
13		Capacitance Change	Within ± 7.5%	± 4 hours at room temperature and measure.					
		I.R.	More than $10,000M\Omega$ or 100Ω ·F (Whichever is smaller)						
		DF	0.025 max.						
		Dielectric Strength	No failure						
		The measured values sh table.	all satisfy the values in the following	The capacitor ture after one	hour heat	of treatment a	at 150+ ₁₀ °	C then mea-	
		Item	Specification	sure for the in					
		Appearance	No marked defect	porting jig in t tions as (11) a					
14	Temperature Cycle	Capacitance Change	Within ±7.5%	temperatures	and time s	shown in the f	ollowing tal	ble. Set it for	
		I.R.	More than 10,000M Ω or 100 Ω ·F	24 ± 2 hours at room temperature, then measure.					
			(Whichever is smaller)	Step	1	2	3	4	
		DF	0.025 max.	Temp. (°C)	-25 <u>+0</u>	Room temp.	+85+3	Room temp.	
		Dielectric Strength	No failure	Time (min.)	30±3	2 to 3	30±3	2 to 3	
		The measured values shall satisfy the values in the following table.		The capacitor after one hou	r heat of tr	eatment at 15	0+10°C, th	en measure	
		Item	Specification	for the initial r hours at 40±2	°C. in 90	to 95% humid	itv. Take it	out and set it	
	Linux indian	Appearance	No marked defect				then measure.		
15	Humidity (Steady State)	Capacitance Change	Within ±10%						
	(Sleady Slale)	I.R.	More than 1,000M Ω or 10 Ω ·F (Whichever is smaller)						
		DF	0.05 max.						
		Dielectric Strength	No failure						
		The measured values sh table.	all satisfy the values in the following	A voltage treatment shall be given to the capacitor DC voltage of 125% the rated voltage is applied for			for one hour		
		Item	Specification	at 85±3°C the ature and the					
		Appearance	No marked defect	apply the abo					
16	High Temperature	Capacitance Change	Within ±12.5%	+48 hours at	the same t	emperature, r	emove it fr	om the bath,	
	Load	I.R.	More than 2,000M Ω or 20 Ω ·F	and set it for 2					
		1.1%	(Whichever is smaller)	The charge/discharge current is less		urrent is less t	inan 50mA		
		DF	0.05 max.						
		Dielectric Strength	No failure						
17	Notice	When mounting capacito	or, perform the epoxy resin coating (min.	1.0mm thickness	s).				
		5 1							

C02E3.pdf 97.09.30

PACKAGE

PACKAGING

There are three types of packaging for chip monolithic ceramic capacitors. Please specify the packaging code when ordering.

1. BULK PACKAGING

Packaging code : PB (PM for GR500 Series) Minimum Quantity


Туре	Minimum Quantity (pcs./bag or tray)
GR(M)36, GR(M)39, GR(M)40, GR(M)42-6, GR(M)42-2, GR(M)43-2, GR(M)44-1, GRM420, GRM425, GRM430, GRM220 GRH110, GRH111, GRH706, GRH708, GRH710	1,000
RPN710	100
RPN110, RPN111, GR530, GR535	50
GR540, GR545, GR550	20
GR555, GR580	40


 * "Minimum Quantity" means the numbers of units of each delivery or order. The quantity should be an integral multiple of the "minimum quantity" (Please note that the actual delivery quantity in a package may change sometimes.)

2. TAPE CARRIER PACKAGING

Packaging code : PT


(1) Appearance of taping





(3) Dimensions of Tape

(a) Paper Tape



PACKAGE

(b) Plastic Tape • 4mm Pitch Tape 4.0+0.1 0.2±0.1 φ1.5^{+0.} 2.0±0.1 4.0+0.1 1.75 ± 0.1 0+0 Direction of feed 2.5max (3.0max. for T>2.0 mm) GR(M)42-6 GRM430 GRM230 GR(M)42-2 GRM235 GR(M)40 **GRH708** GRH710 GRH110 GRH111 (T=1.25mm) (T>=1.15mm) (T>=1.15mm) 1.9±0.2 2.8±0.2 1.8 2.8 1 45+0 2 2.0 31 Α В 2.25±0.2 3.5±0.2 3.5±0.2 3.5 21 3.2 2.6 *Nominal value • 8mm Pitch Tape φ1.5^{+0.1} 8.0±0.1 2.0±0.1 0.3±0.1 1.75±0.1 4.0±0.1 5.5±0.1 2.0±0.3 Direction of feed 2.5max, for GR(M)43-2/GR(M)44-1 GR(M)43-2 GR(M)44-1 Α 3.6 5.2 В 4.9 6.1 (Nominal value) (in mm)


(4) Minimum Quantity

Туре	Chip	Minimum Qua	intity(pcs./reel)	
Type	Thickness	¢178mm reel	¢330mm reel	
GR(M)36	All	10,000	50,000	
GR(M)39, GR(M)40, GR(M)42-6				
GRM420, GRM425, GRM430	1.0mm max.	4,000	10,000	
GRM220				
GR(M)40, GR(M)42-6,	1.15/1.25mm	3,000	10,000	
GR(M)42-2, GRM430, GRM230	1.15/1.2511111	3,000	10,000	
GRH708	All	3,000	-	
GR(M)42-2, GRM235	1.35/1.5mm	2,000	8,000	
GRH110, GRH710	All	2,000	-	
GR(M)43-2, GR(M)44-1	1.25mm	1,000	5,000	
GRH111	All	1,000	-	
GR(M)43-2, GR(M)44-1	1.5mm	1,000	4.000	
GR(W)45-2, GR(W)44-1	2.0mm	1,000	4,000	
GRM235	2.0mm	1,000	_	
GRM42-6	1.6mm	2,000	_	

(5) Others

① Tapes for capacitors are wound clockwise. The sprocket holes are to the right as the tape is pulled toward the user.

2 Part of the leader and part of the empty tape shall be attached to the end of the tape as follows.




- ③ The top tape and base tape are not attached at the end of the tape for a minimum of 5 pitches.
- ④ Missing capacitors number within 0.1% of the number per reel or 1 pc., whichever is greater, and are not continuous.
- 5 The top tape and bottom tape shall not protrude beyond the edges of the tape and shall not cover sprocket holes.
- 6 Cumulative tolerance of sprocket holes, 10 pitches : ±0.3mm.
- ⑦ Peeling off force : 0.1 to 0.6N in the direction shown below.



3. BULK CASE PACKAGING

Packaging code : PC (Please contact Murata for details) (1) Dimensions of Bulk case



(2) Minimum Quantity

(2) Minimum Quantity (pcs./case)						
Type Thickness	GRM36	GRM39	GRM40			
0.5 mm	50,000	-	_			
0.8 mm	-	15,000	-			
0.6 mm	-	-	10,000			
1.25mm	-	_	5,000			

"Minimum Quantity" means the numbers of units of each delivery or order. The quantity should be an integral multiple of the "minimum quantity" (Plese note that the actual delivery quantity in a package may change sometimes.)

NOTICE


Process	Cautions				Control P				Reference Data					
1. Storage of Chips	Chip monolithic ceramic capacitors (chips) can experience degradation of termination solderability when subjected to high temperature or humidity, or if exposed to sulfur or chlorine gases.	ami Use abil • For imm icca • Avo	Storage environment must be at an ambient temperature of 5-40°C and an ambient humidity of 20-70 % RH. Jse chips within 6 months. If 6 months or more have elapsed, check solder- ability before use. For GR series and GR500 series, do not unpack the minumum package until mmediately before use. After unpacking, re-seal promptly or store with a des- ccant. Avoid mechanical shock (ex. falling) to the capacitor to prevent mechanical cracking inside of the ceramic dielectric due to its own weight.					Data 1 Solderability						
2. Curcuit Design	• These capacitors on this catalog are not safety recognized products.													
 PCB Design Unlike leaded components, chip components are susceptible to flex- ing stresses since they are mounted directly on the substrate. They are also more sensitive to 	tion	-	g substrates, t te the possibil ns]				considera-	Data 2 Board bending strength for solder fillet height						
	mechanical and thermal stresses			Inco	orrect		Correct							
mechanical and thermal stresses than leaded components. Excess solder fillet height can multi- ply these stresses and cause chip cracking.		Plaing of chip	components and leaded components		Lead w	ire	Solder resist		Data 3 Temperature cycling for solder fillet height Data 4 Board bending strength for					
			Placing close to chassis	Sol	assis der (Ground)		older esist		board material					
			Placing or leaded components after chip components		- Soldering irc		der resist							
			Lateral mounting	Ĺ			Solder resist							
							[La	ind Dimens	sions]					
				Chip Ca	a	Land S S S S S S S S S S S S S S S S S S S	older Resist							
						Flow solderin	g method		(in mm)					
				GRM39 GRM420	GRM40 GRM425	GRM42-6 GRM430	GRH706	GRH708	GRH110					
		Di	men- L	1.6	2.0	3.2	1.25	2.0	1.4					
		s	ions W	0.8	1.25	1.6	1.0	1.25	1.4					
			a b	0.6-1.0	1.0-1.2 0.9-1.0	2.2-2.6 1.0-1.1	0.4-0.6	1.0-1.2 0.9-1.0	0.5-0.8					
			<u>р</u>	0.6-0.9	0.9-1.0	1.0-1.1	0.8-1.0	0.9-1.0	1.0-1.2					
			U	0.0-0.0	0.0-1.1	1.0-1.4	0.0-1.0	0.0-1.0	1.0-1.2					

NOTICE

Process	Cautions					Cont	rol Poi	nts					Re	ference Da
3. PCB Design						Table	2 Ref	low so	Idering	metho	d		(in mm)
Design			GRM36	GRM39 GRM420 GRM220	GRM40 GRM425	GRM42-6 GRM430	GRM42-2 GRM235	GRM43-2	GRM44-1	GRH706	GRH708	GRH710	GRH110	GRH111
		Dimen- L	1.0	GRM220 1.6	2.0	GRM230 3.2	3.2	4.5	5.7	1.25	2.0	3.2	1.4	2.8
		sions W	0.5	0.8	1.25	1.6	2.5	3.2	5.0	1.0	1.25	2.5	1.4	2.8
		a b	0.3 -0.5	0.6-0.8	1.0-1.2 0.6-0.7	2.2-2.4 0.8-0.9	2.0-2.4	3.0-3.5 1.2-1.4	4.0-4.6 1.4-1.6	0.4-0.6	1.0-1.2 0.6-0.8	2.2-2.5 0.8-1.0	0.4-0.8	1.8-2.1 0.7-0.9
		C	0.4 -0.6	0.6-0.8	0.8-1.1	1.0-1.4	1.8-2.3	2.3-3.0	3.5-4.8	0.8-1.0	0.8-1.0	1.9-2.3	1.0-1.2	2.2-2.6
			GR530	GR535	GR540	GR545	GR550	GR555	GR580	1				
		Dimen- L	4.5	5.6	10.6	10.6	11.8	16.0	28.1					
		sions W	3.8	5.0	5.0	10.0	10.6	5.0	13.2					
		a b	3.2-3.4 0.9-1.2	4.2-4.5 0.9-1.2	8.5-9.0 1.3-1.5	8.5- 9.0 1.3- 1.5	9.0- 9.5 1.8- 2.0	13.0-13.5 1.8- 2.0	25.0-25.5					
		С	3.0-3.8	4.0-5.0	4.0-5.0	8.0-10.0	8.0-10.0	4.0- 5.0	10.0-13.0]				
		Choose a	mount	ing por	sition th	oot min	imizos	the etr	occ im	nocod	on tha	chin		
		during flex						uie su	699 111	poseu	on the	criip		
		[Compon	ent Dir	ection]										
				A				A		ate chi			C	
			π	/ - s) // •	→	F	7			directions acts		nicn		
				Ĵ	L			À.						
			/				'							
		[Chip Mo	unting	Close t	o Boar	d Sepa	aration	point]						
		P	erforation			c)			p arrar rst A-C-				
					-				000	151 A-C-		JESI		
			A	Slit		D								
4. Solder	Overly thick application of solder	Make sure	e the so	older h	as hee	n annli	ed smo	othly t	o the e	nd sur	ace to	а		
Paste Printing	paste results in excessive fillet height solder.	height of (ii appii		ouny c	0 110 0		400 10	u		
	This makes the chip more suscepti-	[Optimum	n Solde	r Amou	unt for	Reflow	Solde	ring]						
	ble to mechanical and thermal stress on the board and may cause		ſ	\geq		(
	cracked chips.Too little solder paste results in a						ЗК			0.2m	m min.			
	lack of adhesive strength on the outer electrode, which may result in	E								<u> </u>				
	chips breaking loose from the PCB.													
5. Chip Placing	 An excessively low bottom dead point of the suction nozzle imposes 	 Adjust the board. 	e suctio	on nozz	zle's bo	ottom d	ead po	int by o	correct	ing wa	rps in tl	he		ata 5 reak
Ū	great force on the chip during mounting, causing cracked chips.			Correct ୮ግ		n nozzle			Incor	rect			S	trength
	Dirt particles and dust accumulated between the suction nozzle and the						_	-		+	_	_		
	cylinder inner wall prevent the nozzle				/	₩				Def	ection	<u> </u>		
	from moving smoothly. This imposes great force on the chip during mount-	Boar		Support (∕ ⊥L	B	loard gui	de						
	ing, causing cracked chips. • The locating claw, when worn out,	Normally				s botto	m dead	l point	must b	e set o	n the u	pper		
	imposes uneven forces on the chip when positioning, causing cracked	suface of • Nozzle pr	f the bo	ard.										
	chips.	The suction	ion noz	zle and							checke	d and		
6. Reflow	Sudden heating of the chip results in	replaced • When pre	•		tempe	erature	differe	ntial. A	T, withi	n the r	ande sl	hown ii	1	
Soldering	distortion due to excessive expansion and construction forces within the	Table 3.				the les	s stress				33 0			
	chip causing cracked chips.		C1	nip Siz	۵	Ta	able 3	Tom	heratu	re Diffe	rontia	1		
		GRM36	6/39/40	42-6	e			remp	Jeratu		rentia	•		
		GRM42 GRM22		430					ΔT=«	<190°C				
		GRH70	6/708/											
		GRM42 GRH71	0/111	2/44-1					Λ Τ=-	<130°C				
		GRM23 GR530		0/545/	550/55	5/580			2,2					

Process	Cautions	Control Points	Reference Data
		• When components are immersed in solvent after mounting, be sure to maintain the temperature difference (ΔT) between the component and solvent within the range shown in the above table.	
		[Standard Conditions for Reflow Soldering] • Infrared reflow • Vapor reflow	
		()	
		[Allowable Soldering Temperature and Time]	
		0 30 60 90 Soldering time (sec.)	
		 In case of repeated soldering, the accumulated soldering time must be within the range shown above. 	
Inverting the PCB		Make sure not to impose an abnormal mechanical shock on the PCB.	
7. Adhesive Application	 Thin or insufficient adhesive causes chips to loosen or become discon- nected when flow soldered. Low viscosity adhesive causes chips to slip after mounting. 	 The amount of adhesive must be more than dimension C shown in the drawing below to obtain enough bonding strength. The chip's electrode thickness and land thickness must be taken into consideration. Adhesive must have a viscosity of 500ps (at 25°C) min. 	
		Chip capacitor a : 20 to 70µm b : 30 to 35µm c : 50 to 105µm c : 50 to 105µm c : 50 to 105µm c : 50 to 105µm c : 70 to 105µm c : 70 to 105µm	
8. Adhesive Curing	 Insufficient curing of the adhesive causes chips to disconnect during flow soldering and causes deterio- rated insulation resistance between outer electrodes due to moisture absorption. 	Control curing temperature and time in order to prevent insufficient hardening.	
Inverting the board		Make sure not to impose an abnormal mechanical shock on the PCB.	
9. Leaded Component Insertion	 If the PCB is flexed when leaded components (such as transformers and ICs) are being mounted, chips may crack and solder joints may break. 	 Before mounting leaded components, support the PCB using backup pins or special jigs to prevent warping. 	
10. Flux Application	 An excessive amount of flux generates a large quantity of flux gas, causing deteriorated solderability. Flux containning too high a percentage of halide may cause corrosion of the outer electrodes unless sufficiently cleaned. 	 Apply flux thinly and evenly throughout. (A foaming system is generally used for flow soldering). Use flux with a halide content of 0.2wt% max. But do not use strongly acidix flux. Wash thoroughly because water soluble flux causes deteriorated insulation resistance between outer electrodes unless sufficiently cleaned. 	

59



Process	Cautions		Control Poir	its	Reference Data				
12. Correction with a	<pre>⟨For chip type capacitors except GRM200 series⟩</pre>	When preheating, kee Table 5. The smaller t		tial, ΔT , within the range shown in on the chip.	Data 8 Thermal				
Soldering Iron	• Sudden heating of the chip results in distortion due to a high internal		shock when making a cor-						
	temperature differential, causing	Chip S	Table 5 Chip Size Temperature Differential						
	cracked chips.	GRM36/39/40/42-6 GRM420/425/430 GRH706/708/110 GRM42-2/43-2/44- ²		ΔT=<190°C	soldering iron				
		GRH710/111 GR530/535/540/54		∆T=<130°C					
		[Standard Conditions	for Soldering Iron Terr	perature]					
		Temperature ('C)	Preheating	dering ZZZZ Gradual cooling (in the air) Time seconds max.					
			[Allowable Time and Temperature for Making Corrections with a Soldering Iron]						
				The accumulated sold must be within the ran		e including reflow/flow soldering			
		() 270 260 260 250 240 230							
		<u><u><u></u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u> <u></u></u>	30 60	90					
	[Optimum Solder Amo	unt when Corrections A	Up to chip thickness						
				listed in Table 6 and th	When correcting chips with a soldering iron, no preheating is required if the chip listed in Table 6 and the following conditions (Table 6) are met. Preheating should be performed on chips not listed in Table 6.				
		Item	Table 6	Conditions					
	Chip size	GRM36/39/40 GRM420/425 GRH706/708/110	GRM42-6 GRM430						
		Temperature of iron tip	300°C max.	270°C max.					
						Soldering iron wattage Diameter of		20W max.	
		iron tip		¢3mm max.					
		Restriction	Do not allow the iron tip	o directly touch the ceramic element.					

61

Process	Cautions		Control Points		Reference Data	
	⟨For GRM200 series⟩	When solder GRM200 series Solding iron method>	chip capacitor, keep the followir	ng conditions.		
		Item	Con	dition		
		Chip type	GRM220	GRM230/	235	
		Pre-heating	no pre-heating is possible	ΔT=<130	0°C	
		Temperature of iron tip		C max.		
		Soldering iron wattage	20W	/ max.		
		Diameter of iron tip	1 ·	n max.		
		Soldering time		c.max.		
		Solder amount	= <chip td="" thickness<=""><td>=<1/2 of chip the</td><td></td></chip>	=<1/2 of chip the		
		Restriction	Don't allow the iron tip to directly tuch the ceramic eleme			
	<pre>〈For Microstrip types〉</pre>	 Solder 1mm away from the ribbon terminal base, being careful that the solder tip does not directly contact the capacitor. Preheating is unnecessary. Complete soldering within 3 seconds with a soldering tip less than 270°C in temperature. 				
13. Washing	• Excessive output of ultrasonic oscil- lation during cleaning causes PCBs to resonate, resulting in cracked chips or broken solder.	Take note not to vibrate PCBs.				
14. Inspection	Thrusting force of the test probe can flex the PCB, resulting in cracked chips or open solder joints.	Provide support pins on the back side of the PCB to prevent warping or flex- ing.				
15. Resin Coating		When selecting resin materials	s, select those with low contract	ion.		
16. Board Separation (or Depane- lization)	 Board flexing at the time of separa- tion causes cracked chips or bro- ken solder. 	Severity of stresses imposed of order of : Pushback <slitter<v slot<perf<br="">Board separation must be performed and separation must be performed.</slitter<v>	·			

REMARKS

- The above notices are for standard applications and conditions. Contact us when the products are used in special mounting conditions. Select optimum conditions for operation as they determine the reliability of the product after assembly.
- The data here in are given in typical values, not guaranteed ratings.

REFERENCE DATA

Solderability Test method

Subject the chip capacitor to the following conditions. Then apply flux (a ethanol solution of 25% rosin) to the chip and dip it in 230°C eutectic solder for 2 seconds. Conditions :

Expose prepared at room temperature (for 6 months and 12 months, respectively)

Prepared at high temperature (for 100 hours at 85°C) Prepared left at high humidity (for 100 hours under 90%RH to 95%RH at 40°C)

(2) Test samples

GRM40 : Products for flow/reflow soldering

(3) Acceptance criteria

With a 60-power optical microscope, measure the surface area of the outer electrode that is covered with solder.


(4) Results

	Table 7								
s	Sample	Initial state	Prepare tempera	d at room ture	Prepared at high temperature for	Prepared at high humidity for 100 hours at 90 to 95%RH and 40°C			
			6 months	12 months	100 hours at 85°C				
GR	M40 for		95						
flo	w/reflow	95 to 100%	to 100%	95%	90 to 95%	95%			
so	Idering		10 100 %						


2. Board Bending Strength for Solder Fillet Height

(1) Test method

Solder the chip capacitor to the test PCB with the amount of solder paste necessary to achieve the fillet heights. Then bend the PCB using the method illustrated and measure capacitance.



(2) Test board




(3) Test samples

GRM40 C0G/X7R/Y5V Characteristics T=0.6mm (4) Acceptance criteria

Products shall be determined to be defective if the change in capacitance has exceeded the values specified in Table 8.

Characteristics	Change in Capacitance
COG	Within \pm 5% or \pm 0.5pF, whichever is greater
X7R	Within ±12.5%
Y5V	Within ±20%


(5) Results




3. Temperature Cycling for Solder Fillet Height

(1) Test method

Solder the chips to the substrate various test flxtures using sufficient amounts of solder to achieve the required fillet height. Then subject the fixtures to the cycle illustrated below 200 times.



Solder Amount :




*1 : Alumina substrates are typically designed for reflow soldering.


*2: Glass epoxy or paper phenol substrates are typically used for flow soldering.

Material : Alumina (Thickness ; 0.64mm) Glass epoxy (Thickness ; 1.6 mm) Paper phenol (Thickness ; 1.6 mm)

(5) Results



Land Dimension :



(3) Test samples

GRM40 C0G/X7R/Y5V Characteristics T=0.6mm

(4) Acceptance criteria Products shall be determined to be defective if the change in capacitance has exceeded the values specified in Table 9.


Table 9

Characteristics	Change in Capacitance
COG	Within $\pm 2.5\%$ or $\pm 0.25 pF$, whichever is greater
X7R	Within ±7.5%
Y5V	Within ±20%


4. Board Bending Strength for Board Material

(1) Test method

Solder the chip to the test board. Then bend the board using the method illustrated below, as measure capacitance.



(2) Test board




(3) Test samples

GRM40 C0G/X7R/Y5V Characteristics T=0.6mm typical (4) Acceptance criteria

Products shall be determined to be defective if the change in capacitance has exceeded the values specified in Table 10.

Table 10

Characteristics	Change in Capacitance
C0G	Within \pm 5% or \pm 0.5pF, whichever is greater
X7R	Within ±12.5%
Y5V	Within ±20%




(5) Results

5. Break Strength

(1) Test method

Place the chip on a steel plate as illustrated below. Increase load applied to a point near the center of the test sample.



(2) Test samples

GRM40 C0G/X7R/Y5V Characteristics GRM42-6 C0G/X7R/Y5V Characteristics

(3) Acceptance criteria

Define the load that has caused the chip to break or crack, as the bending force.

(4) Explanation

Break strength, P, is proportionate to the square of the thickness of the ceramic element and is expressed as a curve of secondary degree.

(mm)

(mm)

(mm)


The formula is :

$$P = \frac{2 \gamma WT^2}{3L} \text{ (kgf)}$$

W: Width of ceramic element

- : Thickness of element
- : Distance between fulcrums
- : Bending stress γ


(N/mm²) GRM40 GRM42-6 Chip size



(5) Results

Т


1



6. Thermal Shock

(1) Test method

After applying flux (an ethanol solution of 25% rosin), dip the chip in a solder bath (6X4 eutectic solder) in accordance with the following conditions :




(2) Test samples

GRM40 C0G/X7R/Y5V Characteristics T=0.6mm typical (3) Acceptance criteria

Visually inspect the test sample with a 60-power optical microscope. Chips exhibiting breaks or cracks shall be determined to be defective.

(4) Results



7. Solder Heat Resistance

- (1) Test method
- 1 Reflow soldering :

Apply about 300 μm of solder paste over the alumina substrate. After reflow soldering, remove the chip and check for leaching that may have occurred on the outer electrode.

② Flow soldering :


After dipping the test sample with a pair of tweezers in wave solder (eutectic solder), check for leaching that may have occurred on the outer electrode.

- ③ Flux to be used : An ethanol solution of 25 % rosin
- ④ Dip soldering :


After dipping the test sample with a pair of tweezers in static solder (eutectic solder), check for leacing that may have occurred on the outer electrode.

- (5) Flux to be used : An ethanol solution of 25 % rosin
- (2) Test samples
- GRM40 : For flow/reflow soldering T=0.6mm
- (3) Acceptance criteria

The starting time of leaching shall be defined as the time when the outer electrode has lost 25 % of the total edge length of A-B-C-D as illustrated :




(4) Results



8. Thermal Shock when Making Corrections with a Soldering Iron

(1) Test method

Apply a soldering iron meeting the conditions below to the soldered joint of a chip that has been soldered to a paper phenol board, while supplying wire solder. (Note: the soldering iron tip shall not directly touch the ceramic element of the chip.)



(2) Test samples

GRM40 C0G/X7R/Y5V Characteristics T=0.6mm (3) Acceptance criteria for defects

Observe the appearance of the test sample with a 60power optical microscope. Those units displaying any breaks cracks shall be determined to be defective.

(4) Results

