

Features


- Wide Operating Frequency Range:
0.05 to 5 GHz typical
- Low Phase Noise: -140 dBc/Hz, 1 KHz offset
- High Input Sensitivity: -30 dBm at 1 GHz typical
- Low Output Level: -13 dBm typical
- Single Supply Voltage: $V_{cc} = 5$ V
- Low Power Dissipation: 125 mW typical
- Hermetic Gold-Ceramic Surface Mount Package

Description


Avantek's IFD-50010 is a low-phase-noise silicon bipolar static digital frequency divider using two scaled Emitter-Coupled-Logic (ECL) master-slave D flip-flops and sensitive buffer amplifiers. It is housed in a hermetic, high reliability ceramic package suitable for commercial, industrial and military applications. Typical applications include stabilized or digitally controlled local oscillators for GPS, TVRO, DBS, cellular radio and military communications receivers, and frequency synthesizers and counters in instrumentation systems.

The IFD series of digital frequency dividers is fabricated using Avantek's 15 GHz f_T , 20 GHz f_{MAX} ISOSAT™-I silicon bipolar process which uses nitride self-alignment, submicrometer lithography, trench isolation, ion implantation, gold metallization and polyimide inter-metal dielectric and scratch protection to achieve excellent performance, uniformity and reliability.

Avantek 100 mil Package



Typical Output Response With 5 GHz Input



Electrical Specifications¹, $T_A = 25^\circ\text{C}$

Symbol	Parameters and Test Conditions: $V_{cc} - V_{ee} = 5$ V, $Z_0 = 50 \Omega$	Units	Min.	Typ.	Max.
F _{MAX}	Maximum Clock Frequency $P_{in} = -10$ dBm (200 mVpp)	GHz	4.5	5.0	
F _{MIN}	Minimum Clock Frequency $P_{in} = -10$ dBm (200 mVpp)	GHz		0.05	
IS	Input Sensitivity $f = 1$ GHz	dBr	-30		
		mVpp	20		
OL	Output Level $f = 0.05$ to 5 GHz	dBr	-13		
		mVpp	140		
SLMAX	Highest Nonharmonic Spurious Level $f = 0.05$ to 5 GHz	dBr	-35		
VSWR	Input VSWR $f = 0.05$ to 5 GHz			1.5:1	
	Output VSWR $f = 0.05$ to 5 GHz			2.0:1	
PN	SSB Phase Noise $f = 2$ GHz, 1 kHz offset $f = 4$ GHz, 1 kHz offset	dBr/Hz	-140 -135		
T _r	Output Rise Time $f = 5$ GHz	psec	100		
T _f	Output Fall Time $f = 5$ GHz	psec	100		
I _{cc}	Supply Current	mA	20	30	40

Note: 1. The recommended operating voltage range for this device is 4.5 to 5.5 V.

Absolute Maximum Ratings

Parameter	Absolute Maximum ¹
Device Voltage	6 V
Power Dissipation ^{2,3}	250 mW
RF Input Power	+10 dBm
Junction Temperature	200°C
Storage Temperature	-65°C to 200°C
Thermal Resistance ^{2,4} : $\theta_{JC} = 95^\circ\text{C}/\text{W}$	

Notes:







1. Permanent damage may occur if any of these limits are exceeded.
2. $T_{CASE} = 25^\circ\text{C}$
3. Derate at 10.5 mW/ $^\circ\text{C}$ for $T_C > 176^\circ\text{C}$
4. See MEASUREMENTS section "Thermal Resistance" for more information.

Typical Performance, $T_A = 25^\circ\text{C}$


$P_{in} = -10 \text{ dBm}$

(unless otherwise noted)

Typical Biasing Configuration



Chip Block Diagram



Typical Stabilized LO Configuration

